



Max.Marks:80

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD II.B.TECH - I SEMESTER REGULAR EXAMINATIONS NOVEMBER, 2009 DIGITAL LOGIC DESIGN (Common to CSE, IT, CSS)

Time: 3hours

## Answer any FIVE questions All questions carry equal marks

1.	<ul><li>a) Express the Excess-3 code as a Gray cods</li><li>b) What is meant by Self complementing codes? Give an example and explain</li><li>c) What are the properties of Boolean algebra?</li></ul>	[8+8]
2.	<ul><li>a) State and prove De'Morgans theorems</li><li>b) Prove that NAND and NOR gates are universal gates</li><li>c) Design a 2 input XOR and XNOR using NAND and NOR gates respective using only 4 gates each.</li></ul>	ly by [16]
3.	a) Design a FULL adder / subtractor unit using only NAND gates b) Minimize the given function $f = \sum (1, 2, 3, 5, 7, 9, 11, 13)$ use K map method.	[8+8]
4.	<ul><li>a) Design a Priority encoder of 4 bit.</li><li>b) Write HDL code to model the above encoder.</li></ul>	[8+8]
	<ul><li>a) Design a finite state machine which can detect the sequence 0010 by using 3 pps.</li><li>b) Write HDL program in Behavioral model to design the above sequence details.</li></ul>	[8+8]
6.	<ul><li>a) Design an asynchronous modulo-6 counter. Use SR flip flop in the design.</li><li>b) Write HDL program to model in structural model.</li></ul>	[8+8]
7.	<ul><li>a) Design a 4 bit number square generated using ROM.</li><li>b) Write a brief note on sequential programmable devices.</li></ul>	[8+8]
8.	<ul><li>Write brief note on</li><li>a) Static and dynamic hazards.</li><li>b) Flow table generation in asynchronous limits in pulse mode.</li></ul>	[8+8]

\*\*\*\*